Efficient ASIC Architecture for Low Latency Classic McEliece Decoding. TCHES [Internet]. 2024 Mar. 12 [cited 2024 Nov. 21];2024(2):403-25. Available from: https://ojs.ub.rub.de/index.php/TCHES/article/view/11434